An assertion is used to validate the behavior of the design. If the property that is being checked for in a simulation does not behave as per specification, then the assertion fails.

 Similarly if a property or rule is forbidden from happening in the design and occurs during simulation, then also the assertion fails.

Following are some of the advantages of using Assertions in Verification:

• Assertions improve error detection in terms of catching simulation errors as soon a design specification is violated
• Assertions provide better observability into the design and hence help in easier debug of test failures.
• Assertions can be used for both dynamic simulations as well as in formal verification of design
• Assertions can also be used to provide functional coverage on input stimulus and to validate that a design property is in fact simulated

•  Bạn Có Đam Mê Với Vi Mạch hay Nhúng      -     Bạn Muốn Trau Dồi Thêm Kĩ Năng

  Mong Muốn Có Thêm Cơ Hội Trong Công Việc

  Và Trở Thành Một Người Có Giá Trị Hơn

  Bạn Chưa Biết Phương Thức Nào Nhanh Chóng Để Đạt Được Chúng

  Hãy Để Chúng Tôi Hỗ Trợ Cho Bạn. SEMICON