# YOVI 2008 Core

## **Interrupt Controller**

## (INTC)

# **Function Specifications**

**Rev 0.00** 

08/05/01

onic

Rev.	<b>Revision content</b>	Approved	Checked	Created
0.00	New created			Duong Dang 08/05/01
		~ 05		
Ċ	OP.			
×				

## **Index and Table**

1.	Sco	pe	4
2.	Feat	tures	4
3.	Bloc	ck Diagram	4
4.	Port	Descriptions	5
	Tab	le 4.1: Port Description	5
5.	Reg	ister Descriptions	5
	5.1	Interrupt Control Register A to D (ICRA to ICRD)	6
	5.2	Address Break Control Registers (ABRKCR)	7
	5.3	Break Registers A to C (BARA to BARC)	7
	5.4	IRQ Sense Control Registers (ISCR16H, ISCR16L, ISCRH,	
	ISCRL	_)	10
	5.5	IRQ Enable Register (IER16, IER)	14
	5.6	IRQ Status Registers (ISR16, ISR)	15
	5.7	Keyboard Matrix Interrupt Mask Registers (KMIMRA, KMII	MR6)
		16	
	Wake-	Up Event Interrupt Mask Register (WUEMR3)	16
6.	Inte	rrupt Sources	18
	6.1	External Interrupts	18
	6.2	Internal Interrupts	20
7.	Inte	rrupt Control Mode and Interrupt Operation	21
	7.1	Interrupt Mode 0	21
	7.2	Interrupt Mode 1	23
	7.3	Interrupt Exception Handling Sequence	25
	7.4	Interrupt Response Time	27
	7.5	DTC Activation by Interrupt	27
	6	ante	

#### 1. Scope

This document is the Interrupt Controller.

#### 2. Features

Interrupt controller has some features:

- Two interrupt control modes.
- Priorities settable with ICR.
- Three-level interrupt mask control.
- Independent vector addresses.
- ➢ Forty-one external interrupts.
- ➤ DTC.

#### 3. Block Diagram



Figure 3.1: Interrupt Controller block diagram

#### 4. Port Descriptions

Table below shows the Interrupt Controller port descriptions

Name	I/O	Function
NMI	Input	Nonmaskable external interrupt.
		Rising edge or falling edge can be selected.
IRQ15 to IRQ0 ExIRQ15 to ExIRQ2	Input	Maskable external interrupts
		Rising edge, falling edge or both edges, or level sensing can be selected individually for each pin. Pin of IRQn or ExIRQn to input IQR15 to IQR12 interrupts can be selected.
KIN15 to KIN0	Input	Maskable external interrupts.
		This interrupt is requested at failing edge.
WUE15 to WUE8	Input	Maskable external interrupts.
		An interrupt is requested at falling edge.

#### Table 4.1: Port Description

### **5. Register Descriptions**

This FRC has the following registers:

- Interrupt control register A to D (ICRA to ICRD)
- Address break control register (ABRKCR)
- Break address register A to C (BARA to BARC)
- IRQ sense control registers (ISCR16H, ISCR16L, ISCRH, ISCRL)
- IRQ enable registers (IER16, IER)
- IRQ status registers (ISR16, ISR)
- Keyboard matrix interrupt mask registers (KMIMRA, KMIMR6)
- Wake-up event interrupt mask register (WUEMR3)

#### 5.1 Interrupt Control Register A to D (ICRA to ICRD)

The ICR registers set interrupt control levels for interrupts other than NMI.

Bit	7	6	5	4	3	2	1	0
	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Bit Nam	e Initi	al Value	R/W	Descript	tion		• 6	
7 to 0 ICRn7 to	IRCn0 All (	)	R/W	Interrupt	Control Le	evel		
				0: Corres control le	sponding in evel 0 (no p	nterrupt so priority)	urce is inte	errupt
				1: Corres control le	sponding in evel 1 (prio	nterrupt so rity)	urce is inte	errupt
[Legend]								
n· ∆toD								

#### Figure 5.1: The correspondence between interrupt sources ICRA to ICRD settings

		Register						
Bit	Bit Name	ICRA	ICRB	ICRC	ICRD			
7	ICRn7	IRQ0	A/D converter	SCI_0	IRQ8 to IRQ11			
6	ICRn6	IRQ1	FRT	SCI_1	IRQ12 to IRQ15			
5	ICRn5	IRQ2, IRQ3	_	SCI_2	_			
4	ICRn4	IRQ4, IRQ5	TMR_X	IIC_0	—			
3	ICRn3	IRQ6, IRQ7	TMR_0	IIC_1	_			
2	ICRn2	DTC	TMR_1	IIC_2, IIC_3	_			
1	ICRn1	WDT_0	TMR_Y	LPC	_			
0	ICRn0	WDT_1	IIC_4, IIC_5	_	_			

[Legend]]

n: A to D

--: Reserved. The write value should always be 0.

#### Figure 5.2: Correspondence between Interrupt Source and ICR

#### 5.2 Address Break Control Registers (ABRKCR) ABRKCR:

- Controls the address breaks.
- An address break is requested, CMF flag = BIE flag = 1

Bit		7	6	5	4	3	2	1	0
		CMF						-	BIE
Initial	value	0	0	0	0	0	0	0	0
Read/	Write	R	R	R	R	R	R	R	R/W
							0		
Bit	Bit Name	Initial	Value	R/W	Descriptior	า			
7	CMF	Undef	ined	R	Condition M	latch Flag			
					Address bre address spe	eak source ecified by E	flag. Indic 3ARA to B	ates that a ARC is pr	an efetched.
					[Clearing co	ndition]			
					When an exception handling is executed for an address break interrupt.				or an
					[Setting con	dition]			
					When an ac prefetched v	ldress spe while the B	cified by E SIE flag is :	BARA to B set to 1.	ARC is
6 to 1	_	All 0		R	Reserved				
					These bits a modified.	are always	read as 0	and cann	ot be
0	BIE	0		R/W	Break Interr	upt Enable	)		
					Enables or (	disables a	ddress bre	eak.	
					0: Disabled				
					1: Enabled				

## 5.3 Break Registers A to C (BARA to BARC)

BARA to BARC:

- Specify an address that is to be a break address.

An address in which the first byte of an instruction exists should be set as a break address.

In normal mode, addresses A23 to A16 are not compared.

BARA	<b>L</b>									
Bit		7	6	5	4	3	2	1	0	
		A23	A22	A21	A20	A19	A18	A17	A16	
Initial	value	0	0	0	0	0	0	0	0	
Read/	Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
								•		
Bit	Bit Name	Initial	Value	R/W	Descrip	otion				
7 to 0	A23 to A16	S All 0		R/W	Addresses 23 to 16					
					The A23 A16 in tl	3 to A16 bi he internal	ts are com address b	pared with ous.	A23 to	
BARE	3					2				
Bit		7	6	5	4	3	2	1	0	
		A15	A14	A13	A12	A11	A10	A9	A8	
Initial	value	0	0	0	0	0	0	0	0	
Read/	Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial	Value	R/W	Descrip	tion				
7 to 0	A15 to A8	All 0		R/W	Address	es 15 to 8				
					The A15 A8 in the	5 to A8 bits e internal a	are comp address bu	ared with <i>i</i> is.	A15 to	
	CY.	7								

D	٨	D	
D	A	Γ	U

Bit		7	6	5	4	3	2	1	0		
		A7	A6	A5	A4	A3	A2	A1	A0		
Initial	value	0	0	0	0	0	0	0	0		
Read/	Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R		
Bit	Bit Name	Initial	Value	R/W	Description						
7 to 1	A7 to A1	All 0		R/W	Address	es 7 to 1					
					The A7 to A1 bits are compared with A7 to A1 in the internal address bus.						
0	_	0		R	Reserved						
					This bit is modified	s always re	ead as 0 a	nd cannot	be		
C,			05								

## 5.4 IRQ Sense Control Registers (ISCR16H, ISCR16L, ISCRH, ISCRL)

IRQ Sense Control Registers:

South

- Select the source that generates an interrupt request at pins  $\overline{\text{IRQ15}}$  to  $\overline{\text{IRQ0}}$  or pins  $\overline{\text{ExIRQ15}}$  to  $\overline{\text{ExIRQ2}}$ .

#### ISCR16H

ISCRICIT							/	
Bit	7	6	5	4	3	2		0
	IRQ							
	15SCB	15SCA	14SCB	14SCA	13SCB	12SCA	12SCB	12SCA
Initial value	0	0	0	0	0	0	-0	0
Read/Write	R/W							

3 L

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ15SCB	0	R/W	IRQn Sense Control B
6	IRQ15SCA	0	R/W	IRQn Sense Control A
5	IRQ14SCB	0	R/W	00: Interrupt request generated at low level of
4	IRQ14SCA	0	R/W	IRQn or ExIRQn input
3	IRQ13SCB	0	R/W	01: Interrupt request generated at falling edge
2	IRQ13SCA	0	R/W	of IRQn or ExIRQn input
1	IRQ12SCB	0	R/W	10: Interrupt request generated at rising edge of
0	IRQ12SCA	0	R/W	IRQn or ExIRQn input
				11: Interrupt request generated at both falling and rising edges of IRQn or ExIRQn input
				(n = 15 to 12)

	7	6	5	4	3	2	1	0
	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ
	11SCE	I1SCA	10SCB	10SCA	9SCB	9SCA	8SCB	8SCA
	0	0	0	0	0	0	0	0
Vrite	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
						)		
Bit Nan	ne In	itial Value	R/W	Description	on			
IRQ115	SCB 0		R/W	IRQn Sen	se Contro	IВ		
IRQ115	SCA 0		R/W	IRQn Sen	se Contro	IA		
IRQ105	SCB 0		R/W	00: Interru	pt reques	t generate	d at low le	vel of
IRQ105	SCA 0		R/W	_ IRQn c	r ExIRQn	input		
IRQ9S0	CB 0		R/W	01: Interru	pt reques	t generate	d at falling	g edge
IRQ9S0	CA 0		R/W	of IRQ	n or ExIR	Qn input		
IRQ8S0	CB 0		R/W	10: Interru	pt reques	t generate	d at rising	edge of
IRQ8S0	CA 0		R/W	IRQn c	or ExIRQn	input		
				11: Interru and ris	pt reques ing edges	t generate of IRQn c	d at both f or ExIRQn	alling input
				(n = 11 to	8)			
	Vrite Bit Nar IRQ115 IRQ105 IRQ950 IRQ950 IRQ850	7       IRQ       11SCB       0       Vrite     R/W       Bit Name     In       IRQ11SCB     0       IRQ10SCB     0       IRQ9SCB     0       IRQ9SCA     0       IRQ8SCB     0       IRQ8SCA     0	76IRQ 11SCBIRQ 11SCA00WriteR/WR/WBit NameInitial ValueIRQ11SCB0IRQ10SCB0IRQ9SCB0IRQ9SCA0IRQ8SCA0	765IRQ 11SCBIRQ 11SCAIRQ 10SCB000000VriteR/WR/WBit NameInitial ValueR/WIRQ11SCB0R/WIRQ10SCB0R/WIRQ10SCB0R/WIRQ9SCB0R/WIRQ9SCA0R/WIRQ8SCA0R/W	7       6       5       4         IRQ       IRQ       IRQ       IRQ       IRQ         11SCB       11SCA       10SCB       10SCA         0       0       0       0       0         Write       R/W       R/W       R/W       R/W         Bit Name       Initial Value       R/W       R/W       Description         IRQ11SCB       0       R/W       IRQn Sense         IRQ10SCB       0       R/W       IRQn Sense         IRQ10SCB       0       R/W       IRQn Sense         IRQ10SCB       0       R/W       IIRQn Sense         IRQ10SCA       0       R/W       00: Interru         IRQ9SCB       0       R/W       01: Interru         IRQ9SCA       0       R/W       01: Interru         IRQ8SCA       0       R/W       I0: Interru         IRQ8SCA       0       R/W       II: Interru         IRQ00       11: Interru       and ris       (n = 11 to)	7       6       5       4       3         IRQ       IRQ       IRQ       IRQ       IRQ       IRQ         11SCB       11SCA       10SCB       10SCA       9SCB         0       0       0       0       0       0         Vrite       R/W       R/W       R/W       R/W       R/W         Bit Name       Initial Value       R/W       R/W       R/W         IRQ11SCB       0       R/W       IRQn Sense Contro         IRQ11SCA       0       R/W       IRQn Sense Contro         IRQ10SCB       0       R/W       IRQn or ExIRQn         IRQ9SCB       0       R/W       01: Interrupt reques         IRQ9SCA       0       R/W       10: Interrupt reques         IRQ8SCA       0       R/W       10: Interrupt reques         IRQ8SCA       0       R/W       10: Interrupt reques         and rising edges       (n = 11 to 8)       11: to 8)	7       6       5       4       3       2         IRQ       IRQ       IRQ       IRQ       IRQ       IRQ       IRQ         11SCB       11SCA       10SCB       10SCA       9SCB       9SCA         0       0       0       0       0       0       0         Vrite       R/W       R/W       R/W       R/W       R/W       R/W         Bit Name       Initial Value       R/W       Description         IRQ11SCB       0       R/W       IRQn Sense Control B         IRQ10SCB       0       R/W       IRQn Sense Control A         IRQ10SCB       R/W       IRQn or ExIRQn input         IRQ9SCB       R/W       00: Interrupt request generate         IRQ9SCB       R/W       01: Interrupt request generate         IRQ9SCA       R/W       10: Interrupt request generate         IRQ9SCA       R/W       10: Interrupt request generate         IRQ9SCA       R/W       10: Interrupt request generate         IRQ9SCA       R/W       IRQn or ExIRQn input         II: Interrupt request generate       IRQn or ExIRQn input         II: Interrupt request generate       IRQn or ExIRQn input         II: Interrupt request gener	7       6       5       4       3       2       1         IRQ       IRQ       IRQ       IRQ       IRQ       IRQ       IRQ       IRQ         11SCB       11SCA       10SCB       10SCA       9SCB       9SCA       8SCB         0       0       0       0       0       0       0       0         Write       R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W         Bit Name       Initial Value       R/W       R/W       Description       IRQ1SCB       0       R/W         IRQ11SCA       0       R/W       IRQn Sense Control B       IRQn Sense Control A       00: Interrupt request generated at low let         IRQ10SCB       0       R/W       IRQn or ExIRQn input       00: Interrupt request generated at low let         IRQ9SCB       0       R/W       01: Interrupt request generated at falling of IRQn or ExIRQn input         IRQ8SCA       0       R/W       10: Interrupt request generated at rising IRQ8SCA       0         IRQ8SCA       0       R/W       IRQn or ExIRQn input       11: Interrupt request generated at both f and rising edges of IRQn or ExIRQn input         11: Interrupt request generated at both f and rising edges of IRQn or ExIRQn

#### ISCR16L



South

ISCRI	H								
Bit		7	6	5	4	3	2	1	0
		IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ
		7SCB	7SCA	6SCB	6SCA	5SCB	5SCA	4SCB	4SCA
Initial	value	0	0	0	0	0	0	0	0
Read/	Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
D:4	Rit Nama		due T	-	Deceminatio			• 1	
DIT	Dit Name	initial va	alue F	<b>K/W</b>	Descriptio	n			
7	IRQ7SCB	0	F	R/W	IRQn Sens	se Contro	В		
6	IRQ7SCA	0	F	R/W	IRQn Sense Control A				

6	IRQ7SCA	0	R/W	IRQn Sense Control A
5	IRQ6SCB	0	R/W	00: Interrupt request generated at low level of
4	IRQ6SCA	0	R/W	IRQn or ExIRQn input
3	IRQ5SCB	0	R/W	01: Interrupt request generated at falling edge
2	IRQ5SCA	0	R/W	of IRQn or ExIRQn input
1	IRQ4SCB	0	R/W	10: Interrupt request generated at rising edge of
D	IRQ4SCA	0	R/W	IRQn or ExIRQn input
				11: Interrupt request generated at both falling and rising edges of IRQn or ExIRQn input
				(n = 7  to  4)

TOODT

ISCR	L									
Bit		7	6	5	4	3	2	1	0	
		IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	
		3SCB	3SCA	2SCB	2SCA	1SCB	1SCA	<b>OSCB</b>	0SCA	
Initial value		0	0	0	0	0	0	0	0	
Read/Write		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
								. 2		
Bit	Bit Name	Initial Va	alue F	R/W	Descriptio	on				
7	IRQ3SCB	0	F	R/W	IRQn Sens	se Control	В			
6	IRQ3SCA	0	F	R/W	IRQn Sens	se Control	A			
5	IRQ2SCB	0	F	R/W	00: Interru	pt request	generate	d at low le	vel of	
4	IRQ2SCA	0	F	R/W	IRQn or ExIRQn* input					
3	IRQ1SCB	0	F	R/W	01: Interru	pt request	generate	d at falling	edge	
2	IRQ1SCA	0	F	R/W	of IRQ	n or ExIRC	⊇n∗ input			
1	IRQ0SCB	0	F	R/W	10: Interru	pt request	generate	d at rising	edge of	
0	IRQ0SCA	0	F	R/W	IRQn o	r ExIRQn	* input			
					11: Interru and risi	pt request ing edges	generate of IRQn o	d at both fa r ExIRQn*	alling * input	
					(n = 3 to 0	)				

Note: \* ExIRQn stands for ExIRQ3 or ExIRQ2.



#### 5.5 IRQ Enable Register (IER16, IER)

Enable or disable of interrupt requests IRQ15 to IRQ0

#### IER16

Bit		7	6	5	4	3	2	1	0
		IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ
		15E	14E	13E	12E	11E	10E	9E	8E
Initia	l value	0	0	0	0	0	0	0	0
Read	Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							~		
Bit	Bit Name	Initial Va	lue	R/W	Descriptio	n			
7 to 0	IRQ15E to	All 0		R/W	IRQn Enab	le (n = 15	to 8)		
	IRQ8E				The IRQn ii bit is 1.	nterrupt re	equest is e	nabled wh	en this
IER					Ó	/			
Bit		7	6	5	4	3	2	1	0
		IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ	IRQ
		7E	6E	5E	4E	3E	2E	1E	0E
Initia	l value	0	0	0	0	0	0	0	0
Read	/	DAV	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Write	K/W	11/ //						
Bit	Write Bit Name	Initial Val	ue	R/W	Descriptio	n			
Bit 7 to 0	Bit Name	Initial Val	ue	R/W	Descriptio	n le (n = 7 t	o 0)		
Bit 7 to 0	Bit Name IRQ7E to IRQ0E	Initial Val	ue	R/W R/W	Descriptio IRQn Enab The IRQn in bit is 1.	<b>n</b> le (n = 7 t nterrupt re	o 0) equest is e	nabled wh	nen this

#### 5.6 IRQ Status Registers (ISR16, ISR)

IRQ status registers:

- Are flag registers.
- Indicate the status IRQ15 to IRQ0 interrupt requests.

#### ISR16

Bit		7	6	5	4	3	2	1	0	
		IRQ15F	IRQ14F	IRQ13F	IRQ12F	IRQ11F	IRQ10F	IRQ9F	IRQ8F	
Initial value	L	0	0	0	0	0	0	0	0	
Read/W	rite	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit I	Bit Na	ame Init	tial Value	R/W	Description	<u> </u>				
7 to 0	RQ15	F to All	0	R/W	[Setting cond	dition]				
I	RQ8H	-			When the interrupt source selected by the					
					ISCR16	registers occ	urs			
					[Clearing co	nditions]				
					<ul> <li>When reaction that then write</li> </ul>	ading IRQnF ing 0 to IRQr	ˈflag when IF ìF flag	RQnF = 1,		
					When interrupt exception handling is					
					and IRQ	n or ExIRQn	input is high	115 561		
					When IR	Qn interrupt	exception ha	undling is		
					executed	I when falling	J-edge, rising	edge, or		
					both-edg	e detection i	s set			
					(n = 15 t	o 8)				
		/								

ISR									
Bit		7	6	5	4	3	2	1	0
		IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initia	l value	0	0	0	0	0	0	0	0
Read	/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Name	Initial V	/alue F	R/W D	escription		•		
7 to 0	IRQ7F to IRQ0F	Initial Value       R/W       Description         All 0       R/W       [Setting condition]         • When the interrupt source selected by the ISCR registers occurs       [Clearing conditions]         [Clearing conditions]       • When reading IRQnF flag when IRQnF = 1, then writing 0 to IRQnF flag         • When interrupt exception handling is executed when low-level detection is set and IRQn or ExIRQn* input is high         • When IRQn interrupt exception handling is executed when falling-edge, rising-edge, or both-edge detection is set							l, i
Note:	* ExIRQn	stands for	ExIRQ7 to	ExIRQ2.					

## 5.7 Keyboard Matrix Interrupt Mask Registers (KMIMRA, KMIMR6)

*Wake-Up Event Interrupt Mask Register (WUEMR3)* KMIMR and WUEMR:

- Enable and disable key-sensing interrupt inputs ( $\overline{\text{KIN15}}$  to  $\overline{\text{KIN0}}$ ).

Wake-up event interrupt inputs ( $\overline{WUE15}$  to  $\overline{WUE8}$ ).

KMIMRA, KMIMR6 and WUEMR3 registers can be accessed when the KINWUE bit in SYSCR is set to 1.

KMIMR	A								
Bit	7	6	5	4	3	2	1	0	
	KMIM15	KMIM14	KMIM13	KMIM12	KMIM11	KMIM10	KMIM9	KMIM8	
Initial Value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit Bi	it Name I	nitial Value	R/W	Descriptio	n	•			
7 to 0 K	MIM15 to	All 1	R/W	Keyboard N	Matrix Interrup	ot Mask		-	
KMIM8				These bits enable or disable a key-sensing input interrupt request (KIN15 to KIN8).					
				0: Enables	a key-sensing	g input intern	upt request		
				1: Disables request	a key-sensin	g input interr	rupt	_	
KMIMR	6								
Bit	7	6	5	4	3	2	1	0	
	KMIM7	KMIM6	KMIM5	KMIM4	KMIM3	KMIM2	KMIM1	KMIM0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	• A	C							
Bit Bi	t Name I	nitial Value	R/W	Descriptio	n				
7 to 0 KM	/IM7 to /	All 1	R/W	Keyboard I	Matrix Interru	ot Mask		-	
KN	КМІМО			These bits enable or disable a key-sensing input interrupt request (KIN7 to KIN0).					
				0: Enables	a key-sensin	g input inten	rupt reques	t	
				1: Disables request	a key-sensir	ng input inter	rupt	_	

Bit	7	6	5	4	3	2	1	0		
	WUEM15	WUEM14	WUEM13	WUEM12	WUEM11	WUEM10	WUEM9	WUEM8		
Initial value	1	1	1	1	1	1	1	1		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
						X	5			
Bit	Bit Name	Initial Value	R/W	Descrip	tion					
7 to 0	WUEM15 to	All 1	R/W	Wake-U	o Event Inter	nt Interrupt Mask				
	WUEM8			These bi	These bits enable or disable a wake-up event input interrupt request (WUE15 to WUE8).					
		0: Enable reque	0: Enables a wake-up event input interrupt request							
				1: Disabl reque	les a wake-u st	p event inpu	t interrupt			

#### WUERM3

#### 6. Interrupt Sources

#### 6.1 External Interrupts

There are four external interrupts:

- NMI Interrupt: is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at the rising edge or a falling edge on the NMI pin.

- IRQ15 to IRQ0 Interrupts: are requested by an input signal at pins IRQ15 to IRQ0 or pins ExIRQ15 to ExIRQ2. They have following features:

- The interrupt exception handling for interrupt requests IRQ15 to IRQ0 can be started at an independent vector address.
- Using ISCR to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges at pins IRQ15 to IRQ0 or pins ExIRQ<sup>5</sup> to ExIRQ2.

- Enabling or disabling of interrupt requests IRQ15 to IRQ0 can be selected with IER.
- The status of interrupt request IRQ15 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.



#### Figure 6.1: Block diagram of Interrupts IRQ15 to IRQ0

- KIN15 to KIN0 Interrupts, WUE15 to WUE8 Interrupts: Interrupts KIN15 to KIN0 and WUE15 to WUE8 are requested by an input signal at pins KIN15 to KIN0 and WUE15 to WUE8. They have the following features:
  - The interrupts KIN15 and KIN8, KIN7 to KIN0 and WUE15 to WUE8 each form a group.
  - The interrupt exception handling for an interrupt request from the same group is started at the same vector address.
  - Enabling or disabling of interrupt requests can be selected with the I bit in CCR.• An interrupt is generated by a falling edge at pins
     KIN15 to KIN0 and WUE15 to WUE8.
  - Enabling or disabling of interrupt requests KIN15 to KIN0 and WUE15 to WUE8 can be selected using KMIMRA, KMIMR6, and WUEMR3.
  - The status of interrupt requests KIN15 to KIN0 and WUE15 to WUE8 are not indicated.



#### Figure 6.2: Block Diagrams of Interrupts KIN15 to KIN0 and WUE15 to WUE8 (Example of KIN15 to KIN0)

#### 6.2 Internal Interrupts

Internal interrupts issued from the on-chip peripheral modules have the following features:

- For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that individually select enabling or disabling of these interrupts. When the enable bit for a particular interrupt source is set to 1, an interrupt request is sent to the interrupt controller.
- The control level for each interrupt can be set by ICR.
- The DTC can be activated by an interrupt request from an on-chip peripheral module.
- An interrupt request that activates the DTC is not affected by the interrupt control mode or the status of the CPU interrupt mask bits.

#### 7. Interrupt Control Mode and Interrupt Operation

#### 7.1 Interrupt Mode 0

South

In Interrupt control mode 0, interrupts other than NMI are masked by ICR and the I bit of the CCR in the CPU. Figure below shows a flowchart of the interrupt acceptance operation.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. According to the interrupt control level specified in ICR, the interrupt controller accepts an interrupt request with interrupt control level 1 (priority), and holds pending an interrupt request with interrupt control level 0 (no priority). If several interrupt requests are issued, an interrupt request with the highest priority is accepted according to the priority order, an interrupt handling is requested to the CPU, and other interrupt requests are held pending.
- If the I bit in CCR is set to 1, only NMI and address break interrupt requests are accepted by the interrupt controller, and other interrupt requests are held pending. If the I bit is cleared to 0, any interrupt request is accepted. KIN, WUE, and EVENTI interrupts are enabled or disabled by the I bit.
- When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- Next, the I bit in CCR is set to 1. This masks all interrupts except for NMI and address break interrupts.
- The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.



Figure 7.1: Flowchart of Procedure up to Interrupt Acceptance

in Interrupt Control Mode 0

#### 7.2 Interrupt Mode 1

3010

In interrupt control mode 1, mask control is applied to three levels for IRQ and onchip peripheral module interrupt requests by comparing the I and UI bits in CCR in the CPU, and the ICR setting.

- An interrupt request with interrupt control level 0 is accepted when the I bit in CCR is cleared to 0. When the I bit is set to 1, the interrupt request is held pending. EVENTI, KIN, and WUE interrupts are enabled or disabled by the I bit.
- An interrupt request with interrupt control level 1 is accepted when the I bit or UI bit in CCR is cleared to 0. When both I and UI bits are set to 1, the interrupt request is held pending.



#### Figure 7.2: State Transition in Interrupt Control Mode 1

- If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. According to the interrupt control level specified in ICR, the interrupt controller only accepts an interrupt request with interrupt control level 1 (priority), and holds pending an interrupt request with interrupt control level 0 (no priority). If several interrupt requests are issued, an interrupt request with the highest priority is accepted according to the priority order, an interrupt handling is requested to the CPU, and other interrupt requests are held pending.
- An interrupt request with interrupt control level 1 is accepted when the I bit is cleared to 0, or when the I bit is set to 1 while the UI bit is cleared to 0.

An interrupt request with interrupt control level 0 is accepted when the I bit is cleared to 0. When both the I and UI bits are set to 1, only NMI and address break interrupt requests are accepted, and other interrupts are held pending.

When the I bit is cleared to 0, the UI bit is not affected.

Service

- When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- The I and UI bits in CCR are set to 1. This masks all interrupts except for NMI and address break interrupts.
- The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.

**SEMICON Confidential** 



#### Figure 7.3: Flowchart of Procedure Up to Interrupt Acceptant in Interrupt Control Mode 1

#### 7.3 Interrupt Exception Handling Sequence

In interrupt control mode 1, mask control is applied to three levels for IRQ and onchip peripheral module interrupt requests by comparing the I and UI bits in CCR in the CPU, and the ICR setting.



**Figure 7.2: Interrupt Exception Handling** 

No.	Execution Status	Advanced Mode
1	Interrupt priority determination*1	3
2	Number of wait states until executing instruction ends*2	1 to (19 + 2·Sı)
3	PC, CCR stack save	2.Sĸ
4	Vector fetch	2-Si
5	Instruction fetch*3	2-Si
6	Internal processing* <sup>4</sup>	2
	Total (using on-chip memory)	12 to 32

#### 7.4 Interrupt Response Time

#### Notes: 1. Two states in case of internal interrupt.

- 2. Refers to MULXS and DIVXS instructions.
- 3. Prefetch after interrupt acceptance and prefetch of interrupt handling routine.
- 4. Internal processing after interrupt acceptance and internal processing after vector fetch.

#### Figure 7.3: Interrupt Response Time

	Object of Access							
		External Device						
		8-E	Bit Bus	16-Bit Bus				
Symbol	internal Memory	2-State Access	3-State Access	2-State Access	3-State Access			
Instruction fetch Si	1	4	6 + 2m	2	3 + m			
Branch address read SJ								
Stack manipulation Sĸ								

#### [Legend]

Number of wait states in external device access. m:

#### **Figure 7.4: Number of States in Interrupt Handling Routine Execution Status**

#### DTC Activation by Interrupt 7.5

The DTC can be activated by an interrupt. In this case, the following options are available:

- Interrupt request to CPU.
- Activation request to DTC. \_
- Both of the above. \_





The interrupt controller has three main functions in DTC control.

- Selection of Interrupt Source: It is possible to select DTC activation request or CPU interrupt request with the DTCE bit of DTCERA to DTCERE in the DTC. After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request sent to the CPU in accordance with the specification of the DISEL bit of MRB in the DTC. When the DTC performs the specified number of data transfers and the transfer counter reaches 0, following the DTC data transfer the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU.
- **Determination of Priority:** The DTC activation source is selected in accordance with the default priority order, and is not affected by mask or priority levels. See section 7.5, Location of Register Information and DTC Vector Table, for the respective priorities.
  - **Operation Order:** If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC data transfer is performed first, followed by CPU interrupt exception handling.

	Settings					
	DTC	Interrupt Source Selection/Clearing Control				
DTCE	DISEL	DTC	CPU			
0	*	×	Δ			
1	0	Δ	×			
	1	0	Δ			

[Legend]

 The relevant interrupt is used. Interrupt source clearing is performed. (The CPU should clear the source flag in the interrupt handling routine.)

O: The relevant interrupt is used. The interrupt source is not cleared.

X: The relevant interrupt cannot be used.

\*: Don't care

# Figure 7.6: Interrupt Source Selection and Clearing Control

-End-